0 results found in the Worldwide database for:
(vector AND key AND table) AND blend in the title or abstract
(Results are sorted by date of upload in database)

0 results found in the Worldwide database for:
(vector AND key AND table) AND merge in the title or abstract
(Results are sorted by date of upload in database)

0 results found in the Worldwide database for: (vector AND key AND table) AND overlay in the title or abstract (Results are sorted by date of upload in database)

RESULT LIST
0 results found in the Worldwide database for:
(vector AND key AND mpeg) AND overlay in the title or abstract
(Results are sorted by date of upload in database)

RESULT LIST
0 results found in the Worldwide database for:
(vector AND key AND mpeg) AND blend in the title or abstract
(Results are sorted by date of upload in database)

0 results found in the Worldwide database for:
(vector AND key AND mpeg) AND merge in the title or abstract
(Results are sorted by date of upload in database)

**RESULT LIST**0 results found in the Worldwide database for:
(vector AND key AND VLIW) AND merge in the title or abstract
(Results are sorted by date of upload in database)

0 results found in the Worldwide database for:
(vector AND key AND VLIW) AND blend in the title or abstract
(Results are sorted by date of upload in database)

**RESULT LIST**0 results found in the Worldwide database for:
(vector AND key AND VLIW) AND overlay in the title or abstract (Results are sorted by date of upload in database)

0 results found in the Worldwide database for:
(vector AND key AND VLIW) in the title or abstract
(Results are sorted by date of upload in database)

5 results found in the Worldwide database for: (vector AND key AND mpeg) in the title or abstract (Results are sorted by date of upload in database)

1 METHOD FOR EXTRACTING KEY FRAME OF VIDEO SEQUENCE, KEY FRAME EXTRACTING DEVICE FOR VIDEO SEQUENCE, STORAGE MEDIUM AND PROGRAM SOFTWARE

Inventor: JIN U; LENNON ALISON JOAN

Applicant: CANON KK

EC: G06F17/30M5; G11B27/28; (+3)

IPC: H04N7/32; H04N5/92

Publication info: JP2001258038 - 2001-09-21

2 SYSTEM AND METHOD FOR USING BITSTREAM INFORMATION TO PROCESS IMAGES FOR USE IN DIGITAL DISPLAY SYSTEMS

Inventor: MARGULIS NEAL; FOGG CHAD

Applicant: PIXONICS LLC (US)

EC: G06T1/20; H04N5/14; (+7)

IPC: G06T1/20

Publication info: W00010129 - 2000-02-24

3 System and method for using bitstream information to process images for use in digital display systems

Inventor: MARGULIS NEAL (US); FOGG CHAD (US)

Applicant: PIXONICS LLC (US)

EC: G06T1/20; H04N7/36C; (+1)

IPC: G06T1/20

Publication info: US6157396 - 2000-12-05

MOVING PICTURE RETRIEVAL SYSTEM

Inventor: KATOU KOUKI; ISHIKAWA HIROSHI

Applicant: FUJITSU LTD

EC:

IPC: G06F17/30; G06T13/00; (+1)

Publication info: JP10207897 - 1998-08-07

5 PICTURE ENCODING METHOD, PICTURE DECODING METHOD AND PICTURE SIGNAL RECORDING MEDIUM

Inventor: YAGASAKI YOICHI

Applicant: SONY CORP

EC: H04N5/913; H04N7/169


IPC: H04N9/804; H04N9/808; (+6)

Publication info: JP10013858 - 1998-01-16

MIERIU NEWS FIELP

Search Results: 1	Indication Clear
Text Search If you want to conduct a Number	Search, please click on the button to the right.
Applicant, Title of invention, Abstract	- e.g. computer semiconductor
If you use the AND/OR operation, please leave a SPA One letter word or Stopwords are not searchable.	CE between keywords.
vector key table	AND 💆
AND	
blend merge overlay	OR 🗸
AND	
	AND 💆
AND	
Date of publication of application — e.	g.19980401 - 19980405
-	
AND	
IPC — e.g. D01B7/04 A01C11/02	
If you use the OR operation, please leave a SPACE be	etween keywords.
*	
Search	Stored data

1. 11 - 203290(1999) METHOD AND SYSTEM FOR CLUSTERING PROCESSING



Copyright (C); 1998,2003 Japan Patent Office

Search

alab benot?



Search Resu	ılts : 0	Clear	
Text Search If you want to	conduct a Number Sea th	e button to the right.	lumber Search
Applicant,Title of inventi	on,Abstract — e	.g. computer semiconduc	tor
If you use the AND/OR operation, p One letter word or <u>Stopwords</u> are no	· ·	between keywords.	
vector key mpeg			AND 🗢
	AND		
blend merge overlay			OR ▽
	AND		
			AND 🗖
	AND		
Date of publication of ap	plication — e.g.19	9980401 - 19980405	
	]-		
,	AND		
IPC — e.g. D01B7/04 A01C11/02			
If you use the OR operation, please	leave a SPACE between	een keywords.	
	*		
	* Search	Signal Signal Signal	

MIERIU NIEWS HEELP

Search Result	S:3 Index Indication Clear
Text Search If you want to c	onduct a Number Search, please click on the button to the right. Number Search
Applicant,Title of invention	on,Abstract — e.g. computer semiconductor
If you use the AND/OR operation, plotone letter word or <u>Stopwords</u> are no	ease leave a SPACE between keywords. t searchable.
vector key mpeg	AND 🗟
	AND
	AND S
	AND
	AND 🖫
	AND
Date of publication of ap	olication e.g.19980401 - 19980405
	AND
<b>IPC</b> — e.g. D01B7/04 A01C11/02	
If you use the OR operation, please	eave a SPACE between keywords.
	<b>¥</b>
	Search Stored data


No. Publication No.

**Title** 

1. 2001 - 258038

METHOD FOR EXTRACTING KEY FRAME OF VIDEO SEQUENCE, KEY FRAME EXTRACTING DEVICE FOR VIDEO SEQUENCE, STORAGE MEDIUM AND PROGRAM SOFTWARE

- 2. <u>10 207897(1998)</u> MOVING PICTURE RETRIEVAL SYSTEM
- 3. 10 013858(1998) PICTURE ENCODING METHOD, PICTURE DECODING METHOD AND PICTURE SIGNAL RECORDING MEDIUM





Search Results:	39 Index Indie	alion Cla	
Text Search If you want to cond	luct a Number Search the bu		Number Search
Applicant, Title of invention,	Abstract — e.g. c	computer semicondu	ctor
If you use the AND/OR operation, please	e leave a SPACE betv	veen keywords.	
One letter word or <u>Stopwords</u> are not se	archable.		
vector key			AND 💆
	AND		
LUT table			OR 👨
	AND		To read the second seco
			AND 🗢
	AND		
Date of publication of applic	<b>cation</b> — e.g.19980	0401 - 19980405	
	-		
	AND		
IPC — e.g. D01B7/04 A01C11/02			
If you use the OR operation, please leav	e a SPACE between	keywords.	
	¥	-	
	Search (	Sieb Benoiz	

No.	Publication No.	Title
1.	2003 - 023421	ENCRYPTION METHOD, PROGRAM THEREOF, RECORDING MEDIUM RECORDED WITH THE PROGRAM, ENCRYPTION DEVICE, DECODING METHOD, AND DECODER
2.	2001 - 243424	CHARACTER INPUT AND RECOGNITION SYSTEM AND METHOD FOR SMALL-SIZED ELECTRONIC EQUIPMENT DEVICE
3.	2000 - 311173	DEVICE AND METHOD FOR RETRIEVING SIMILAR DOCUMENT
4.	2000 - 253375	DIGITAL IMAGE ENCRYPTION METHOD, IMAGE ENCRYPTION SYSTEM AND ENCRYPTED IMAGE DECODING SYSTEM
5.	2000 - 207404	METHOD AND DEVICE FOR RETRIEVING DOCUMENT AND RECORD MEDIUM
6.	11 - 203290(1999)	METHOD AND SYSTEM FOR CLUSTERING PROCESSING
7.	09 - 044355(1997)	PROGRAMMABLE CONTROLLER
8.	08 - 046798(1996)	VECTOR PROCESSING SCANNER
9.	07 - 288674(1995)	VIDEO PRINTER
10.	07 - 285245(1995)	VIDEO PRINTER
11.	07 - 039534(1995)	MONITOR FOR ELECTROCADIOGRAM
12.	06 - 342344(1994)	FORMATTING AUTOMATION METHOD FOR HARD DISK DRIVE
13.	06 - 230959(1994)	METHOD AND DEVICE FOR CONTROLLING PREVENTION AGAINST COMPUTER VIRUS
14.	06 - 203128(1994)	DISPLAY DEVICE
15.	<u>06 - 075954(1994)</u>	EDITING METHOD
16.	05 - 137052(1993)	CAMERA JIGGLE CORRECTOR FOR IMAGE
17.	<u>05 - 137051(1993)</u>	CAMERA JIGGLE CORRECTOR FOR IMAGE
18.	05 - 137050(1993)	CAMERA JIGGLE CORRECTOR FOR IMAGE
19.	05 - 073554(1993)	DOCUMENT OUTPUT DEVICE WITH WRITING ORDER INCORPORATED CHARACTER PATTERN
20.	<u>05 - 067168(1993)</u>	FAULT SIMULATION METHOD FOR LOGIC CIRCUIT
21.	04 - 236665(1992)	DISPLAY DATA MANAGEMENT SYSTEM
22.	04 - 065724(1992)	INTERRUPTION PROCESSOR
23.	03 - 181245(1991)	CONTROL VECTOR TRANSFORMATION DEVICE
24.	03 - 176760(1991)	DOCUMENT PREPARING DEVICE
25.	03 - 038131(1991)	METHOD FOR USING KEY ENCIPHERED IN COMPUTER NETWORK AS KEY IDENTIFIER IN DATA PACKET
26.	02 - 231675(1990)	METHOD AND DEVICE FOR CONSTITUTING, MANAGING, OR

#### RETRIEVING DATA

- 27. 02 224068(1990) INFORMATION RETRIEVING SYSTEM
- 28. 02 132556(1990) HASHING PROCESS METHOD
- 29. 02 122376(1990) MAP INFORMATION CONTROL SYSTEM
- 30. 01 246677(1989) SEGMENT LENGTH SIMPLIFIED CALCULATION SYSTEM
- 31. 63 113747(1988) VIRTUAL MEMORY MANAGING DEVICE
- 32. 63 029886(1988) LINEAR GRAPHIC STORING SYSTEM
- 33. 62 295241(1987) MODE PROCESSING CIRCUIT FOR ELECTRONIC APPARATUS
- 34. 62 218835(1987) BALANCE DETECTOR FOR ROTOR
- 35. 61 105637(1986) PRINTING DEVICE
- **36.** 61 015203(1986) CORRECTION OF SYSTEM PROGRAM
- 37. 60 120428(1985) CRT DISPLAY CONTROL SYSTEM
- **38**. 60 057769(1985) PICTURE RECORDER
- **39**. 58 142494(1983) X-Y PLOTTER

US Patent & Trademark Office

Search: The ACM Digital Library O The Guide

+vector +key +"look up table" blend merge overlay

SEARCH



Feedback Report a problem Satisfaction survey

Terms used vector key look up table blend merge overlay

Found 177 of 154.226

Sort results by

relevance

Save results to a Binder 3 Search Tips

Try an Advanced Search Try this search in The ACM Guide

Display results

expanded form  $\overline{\nabla}$ 

Open results in a new window

next

Relevance scale

Results 1 - 20 of 177

Result page:  $1 \quad 2 \quad 3 \quad 4 \quad 5 \quad 6 \quad 7 \quad 8 \quad 9$ 

1 Three-dimensional medical imaging: algorithms and computer systems

M. R. Stytz, G. Frieder, O. Frieder

December 1991 ACM Computing Surveys (CSUR), Volume 23 Issue 4

Full text available: pdf(7.38 MB)

Additional Information: full citation, references, citings, index terms, review

Keywords: Computer graphics, medical imaging, surface rendering, three-dimensional imaging, volume rendering

2 Anti-aliased line drawing using brush extrusion

Turner Whitted

July 1983 ACM SIGGRAPH Computer Graphics, Proceedings of the 10th annual conference on Computer graphics and interactive techniques, Volume 17 Issue 3

Full text available: pdf(752.77 KB)

Additional Information: full citation, abstract, references, citings, index terms

This algorithm draws lines on a gray-scale raster display by dragging a "brush" along the path of the line. The style of the line is determined by the properties of the brush. An antialiasing calculation is performed once for the brush itself and thereafter only a trivial additional operation is needed for each pixel through which the brush is dragged to yield an anti-aliased line. There are few constraints on the size, shape, and attributes of the brush. Lines can b ...

Keywords: Anti-aliasing, Filtering, Line drawing, Painting, Raster display

3 Texture mapping 3D models of real-world scenes

Frederick M. Weinhaus, Venkat Devarajan

December 1997 ACM Computing Surveys (CSUR), Volume 29 Issue 4

Full text available: pdf(1.98 MB)

Additional Information: full citation, abstract, references, index terms, review

Texture mapping has become a popular tool in the computer graphics industry in the last few years because it is an easy way to achieve a high degree of realism in computergenerated imagery with very little effort. Over the last decade, texture-mapping techniques have advanced to the point where it is possible to generate real-time perspective simulations of real-world areas by texture mapping every object surface with texture from photographic images of these real-world areas. The techniqu ...

Keywords: anti-aliasing, height field, homogeneous coordinates, image perspective transformation, image warping, multiresolution data, perspective projection, polygons, ray tracing, real-time scene generation, rectification, registration, texture mapping, visual simulators, voxels

### 4 Hardware acceleration for Window systems

D. Rhoden, C. Wilcox

July 1989 ACM SIGGRAPH Computer Graphics , Proceedings of the 16th annual conference on Computer graphics and interactive techniques, Volume 23 Issue 3

Full text available: pdf(1.81 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

Graphics pipelines are quickly evolving to support multitasking workstations. The driving force behind this evolution is the window system, which must provide high performance graphics within multiple windows, while maintaining interactivity. The virtual graphics system presented by [7] provides a clean solution to the problem of context switching graphics hardware between processes, but does not solve all the problems associated with sharing graphics pipelines. The primary difficulty in context ...

### 5 Status report of the graphic standards planning committee

Computer Graphics staff

August 1979 ACM SIGGRAPH Computer Graphics, Volume 13 Issue 3

Full text available: pdf(15.01 MB)

Additional Information: full citation, references, citings

### 6 Pad: an alternative approach to the computer interface

Ken Perlin, David Fox

September 1993 Proceedings of the 20th annual conference on Computer graphics and interactive techniques

Full text available: pdf(234.36 KB) Additional Information: full citation, references, citings, index terms

### 7 A conceptual model of raster graphics systems

James Acquah, James Foley, John Sibert, Patricia Wenner

July 1982 ACM SIGGRAPH Computer Graphics, Proceedings of the 9th annual conference on Computer graphics and interactive techniques, Volume 16 Issue 3

Full text available: pdf(672.09 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

In this paper we present a conceptual model of raster graphics systems which integrates, at a suitable level of abstraction, the major features found in both contemporary and anticipated graphics systems. These features are the refresh buffer; the image creation (scan-conversion) system; the single address-space architecture which integrates the address space of the refresh buffer with those of the image creation system and the associated general-purpose computer; the RasterOp or BitBlt ins ...

**Keywords**: Composition, Look-up table, Pixel-matrix, Raster graphics, RasterOp, Refresh buffer, View

### 8 Dissertation Abstracts in Computer Graphics

January 1992 ACM SIGGRAPH Computer Graphics, Volume 26 Issue 1

Full text available: pdf(2.53 MB) Additional Information: full citation

### 9 LoD Volume Rendering of FEA Data

Shyh-Kuang Ueng, Yan-Jen Su, Chi-Tang Chang

October 2004 Proceedings of the conference on Visualization '04

Full text available: pdf(345.15 KB) Additional Information: full citation, abstract

In this article, a new multiple resolution volume rendering method for Finite Element Analysis (FEA) data is presented. Our method is composed of three stages: At the first stage, the Gauss points of the FEA cells are calculated. The function values, gradients,

diffusions, and influence scopes of the Gauss points are computed. By representing the Gauss points as graph vertices and connecting adjacent Gauss points with edges, an adjacency graph is created. The adjacency graph is used to represent ...

**Keywords**: Volume rendering, splatting method, level-of-detail, unstructured data, scientific visualization

### 10 Leo: a system for cost effective 3D shaded graphics

Michael F. Deering, Scott R. Nelson

September 1993 Proceedings of the 20th annual conference on Computer graphics and interactive techniques

Full text available: pdf(241.27 KB) Additional Information: full citation, references, citings, index terms

**Keywords**: 3D graphics hardware, antialiased lines, floating-point microprocessors, gourand shading, parallel graphics algorithms, rendering

### 11 <u>Session P9: interactive volume rendering: RTVR: a flexible java library for interactive volume rendering</u>

Lukas Mroz, Helwig Hauser

October 2001 Proceedings of the conference on Visualization '01

Full text available: Additional Information: full citation, abstract, references, citings, index Publisher Site

This paper presents several distinguishing design features of RTVR - a Java-based library for real-time volume rendering. We describe, how the careful design of data structures, which in our case are based on voxel enumeration, and an intelligent use of look-up tables enable interactive volume rendering even on low-end PC hardware. By assigning voxels to distinct objects within the volume and by using an individual setup and combination of look-up tables for each object, object-aware rendering i ...

Keywords: interactive volume visualization, internet-based visualization, java

# 12 <u>Designing SoCs for yield improvement: Using embedded FPGAs for SoC yield improvement</u>

Miron Abramovici, Charles Stroud, Marty Emmert
June 2002 Proceedings of the 39th conference on Design automation

Full text available: pdf(200.31 KB)

Additional Information: full citation, abstract, references, citings, index terms

In this paper we show that an embedded FPGA core is an ideal host to implement infrastructure IP for yield improvement in a bus-based SoC. We present methods for testing, diagnosing, and repairing embedded FPGAs, for which complete testability is achieved without any area overhead or performance degradation. We show how an FPGA core can provide embedded testers for other cores in the SoC, so that cores designed to be tested with external vectors can be tested with BIST, and the entire SoC can be ...

#### 13 Mesh parameterization: PolyCube-Maps

Marco Tarini, Kai Hormann, Paolo Cignoni, Claudio Montani August 2004 **ACM Transactions on Graphics (TOG)**, Volume 23 Issue 3

Full text available: pdf(705.83 KB) additional Information: full citation, abstract, references, index terms

Standard texture mapping of real-world meshes suffers from the presence of seams that need to be introduced in order to avoid excessive distortions and to make the topology of the mesh compatible to the one of the texture domain. In contrast, cube maps provide a mechanism that could be used for seamless texture mapping with low distortion, but only if the object roughly resembles a cube. We extend this concept to arbitrary meshes by using

as texture domain the surface of a polycube whose ...

**Keywords**: *u-v*-mapping, atlas generation, cube maps, surface parameterization, texture mapping

#### 14 Polyhedral subdivision methods for free-form surfaces

Ahmad H. Nasri

January 1987 ACM Transactions on Graphics (TOG), Volume 6 Issue 1

Full text available: pdf(2.97 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> <u>terms</u>, <u>review</u>

One of the central issues in computer-aided geometric design is the representation of freeform surfaces which are needed for many purposes in engineering and science. Several limitations are imposed on most available surface systems: the rectangularity of the network describing a surface and the manipulation of surfaces without regard to the volume enclosed are examples. Polyhedral subdivision methods suggest themselves as a solution to these problems. Their use, however, is not widespread ...

### 15 Continuous tone representation of three-dimensional objects illuminated by sky light Tomoyuki Nishita, Eihachiro Nakamae



Full text available: pdf(3.81 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

Natural lighting models to date have been limited to calculation of direct sunlight. However, this paper proposes an improved model for natural lighting calculations that adequately considers both direct sunlight and scattered light caused by clouds and other forms of water vapor in the air. Such indirect natural light is termed skylight and can be an important factor when attempting to render realistic looking images as they might appear under overcast skies. In the proposed natural lighting mod ...

#### 16 Access methods for text

**Chris Faloutsos** 

March 1985 ACM Computing Surveys (CSUR), Volume 17 Issue 1

Full text available: pdf(2.59 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms, review

This paper compares text retrieval methods intended for office systems. The operational requirements of the office environment are discussed, and retrieval methods from database systems and from information retrieval systems are examined. We classify these methods and examine the most interesting representatives of each class. Attempts to speed up retrieval with special purpose hardware are also presented, and issues such as approximate string matching and compression are discussed. A quali ...

### 17 GI-cube: an architecture for volumetric global illumination and rendering

Frank Dachille, Arie Kaufman
August 2000 Proceedings of the ACM SIGGRAPH/EUROC

August 2000 Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware

Full text available: pdf(650.91 KB)

Additional Information: full citation, abstract, references, citings, index terms

The power and utility of volume rendering is increased by global illumination. We present a hardware architecture, GI-Cube, designed to accelerate volume rendering, empower volumetric global illumination, and enable a host of ray-based volumetric processing. The algorithm reorders ray processing based on a partitioning of the volume. A cache enables efficient processing of coherent rays within a hardware pipeline. We study the flexibility and performance of this new architecture using both ...

**Keywords**: hardware accelerator, volume processing, volume rendering, volumetric global illumination, volumetric ray tracing

18 Combinational logic synthesis for LUT based field programmable gate arrays
Jason Cong, Yuzheng Ding

April 1996 ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 1 Issue 2

Full text available: pdf(628.91 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms, review

The increasing popularity of the field programmable gate-array (FPGA) technology has generated a great deal of interest in the algorithmic study and tool development for FPGA-specific design automation problems. The most widely used FPGAs are LUT based FPGAs, in which the basic logic element is a K-input one-output lookup-table (LUT) that can implement any Boolean function of up to K variables. This unique feature of the LUT has brought new challenges to lo ...

**Keywords**: FPGA, area minimization, computer-aided design of VLSI, decomposition, delay minimization, delay modeling, logic optimization, power minimization, programmable logic, routing, simplification, synthesis, system design, technology mapping

19 An information-theoretic approach to text searching in direct access systems
Ian J. Barton, Susan E. Creasey, Michael F. Lynch, Michael J. Snell
June 1974 Communications of the ACM, Volume 17 Issue 6

Full text available: pdf(573.13 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

Using direct access computer files of bibliographic information, an attempt is made to overcome one of the problems often associated with information retrieval, namely, the maintenance and use of large dictionaries, the greater part of which is used only infrequently. A novel method is presented, which maps the hyperbolic frequency distribution of text characteristics onto a rectangular distribution. This is more suited to implementation on storage devices. This method treats tex ...

**Keywords**: bit vector, character string, direct access, file organization, information retrieval, information theory, text searching

<sup>20</sup> A blending model for parametrically defined geometric objects

Ai-Ping Bien, Fuhua Cheng

May 1991 Proceedings of the first ACM symposium on Solid modeling foundations and CAD/CAM applications

Full text available: pdf(593.14 KB) Additional Information: full citation, references, citings, index terms

Results 1 - 20 of 177 Result page: 1 2 3 4 5 6 7 8 9 next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player

US Patent & Trademark Office

Search: • The ACM Digital Library • C The Guide

+vector +key +"look up table" +MPEG blend merge overlay

SEARCH

Feedback Report a problem Satisfaction survey

Terms used vector key look up table MPEG blend merge overlay

Found 14 of 154.226

Sort results

by Display

results

relevance  $\overline{\mathbf{a}}$ 

expanded form

Save results to a Binder Search Tips Open results in a new

window

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 14 of 14

Relevance scale

1 View interpolation for image synthesis

Shenchang Eric Chen, Lance Williams

September 1993 Proceedings of the 20th annual conference on Computer graphics and interactive techniques

Full text available: pdf(2.18 MB)

Additional Information: full citation, references, citings, index terms

**Keywords**: image morphing, incremental rendering, interpolation, motion blur, motion compensation, real-time display, shadow, virtual holography, virtual reality

<sup>2</sup> Heads, faces, hair: FacEMOTE: qualitative parametric modifiers for facial animations Meeran Byun, Norman I. Badler



July 2002 Proceedings of the 2002 ACM SIGGRAPH/Eurographics symposium on Computer animation

Full text available: pdf(406.87 KB) Additional Information: full citation, abstract, references

We propose a control mechanism for facial expressions by applying a few carefully chosen parametric modifications to pre-existing expression data streams. This approach applies to any facial animation resource expressed in the general MPEG-4 form, whether taken from a library of preset facial expressions, captured from live performance, or entirely manually created. The MPEG-4 Facial Animation Parameters (FAPs) represent a facial expression as a set of parameterized muscle actions, given as inte ...

Keywords: MPEG, animation systems, facial animation

3 Active pages: a computation model for intelligent memory.

Mark Oskin, Frederic T. Chong, Timothy Sherwood

April 1998 ACM SIGARCH Computer Architecture News, Proceedings of the 25th annual international symposium on Computer architecture, Volume 26 Issue 3

Publisher Site

Full text available: pdf(1.58 MB) Additional Information: full citation, abstract, references, citings, index terms

Microprocessors and memory systems suffer from a growing gap in performance. We introduce Active Pages, a computation model which addresses this gap by shifting dataintensive computations to the memory system. An Active Page consists of a page of data and a set of associated functions which can operate upon that data. We describe an implementation of Active Pages on RADram (Reconfigurable Architecture DRAM), a memory system based upon the integration of DRAM and reconfigurable logic. Res ...

Configuration cloning: exploiting regularity in dynamic DSP architectures S. R. Park, W. Burleson



### February 1999 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays

Full text available: pdf(1.72 MB)

Additional Information: full citation, references, citings, index terms

5	Multiway FPGA partitioning by fully exploiting design hierarchy Wen-Jong Fang, Allen CH. Wu January 2000 ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 5 Issue 1
	Full text available: pdf(130.36 KB)  Additional Information: full citation, abstract, references, citings, index terms
	In this paper, we present a new integrated synthesis and partitioning method for multiple-FPGA applications. Our approach bridges the gap between HDL synthesis and physical partitioning by fully exploiting the design hierarchy. We propose a novel multiple-FPGA synthesis and partitioning method which is performed in three phases: (1) fine-grained synthesis, (2) functional-based clustering, and (3) hierarchical set-covering partitioning. This method first synthesizes a design specification in
	<b>Keywords</b> : fine-grained synthesis, functional clustering, multi-way partitioning, multiple-FPGA synthesis
6	Quality-Driven Proactive Computation Elimination for Power-Aware Multimedia
	Processing Shrirang M. Yardi, Michael S. Hsiao, Thomas L. Martin, Dong S. Ha March 2005 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
	Full text available: pdf(218.74 KB) Additional Information: full citation, abstract
	We present a novel, quality-driven, architectural-level approach that trades-off the output quality to enable power-aware processing of multimedia streams. The error tolerance of multimedia data is exploited to selectively eliminate computation while maintaining a specified output quality. We construct relaxed, synthesized power macro-models for power-hungry units to predict the cycle-accurate power consumption of the input stream on the fly. The macro-models, together with an effective quality
7	Enhancing nonverbal human computer interaction with expression recognition
	Kostas Karpouzis, Nicolas Tsapatsoulis, Amaryllis Raouzaiou, George Moshovitis, Stefanos Kollias June 2000 ACM SIGCAPH Computers and the Physically Handicapped, Issue 67
	Full text available: pdf(624.09 KB) Additional Information: full citation, abstract, references
	This paper describes an integrated system for human emotion recognition, which is used to provide feedback about the relevance or impact of the information that is presented to the user. Other techniques in this field extract explicit motion fields from the areas of interest and classify them with the help of templates or training sets; the proposed system, however, compares indication of muscle activation from the human face to data taken from similar actions of a 3-d head model. This compariso
8	System partitioning and timing analysis: Design of multi-tasking coprocessor control for

<u>Eclipse</u>
Martijn J. Rutten, Jos T. J. van Eijndhoven, Evert-Jan D. Pol

May 2002 Proceedings of the tenth international symposium on Hardware/software codesign

Full text available: pdf(646.07 KB)

Additional Information: full citation, abstract, references, citings, index terms

Eclipse defines a heterogeneous multiprocessor architecture template for data-dependent stream processing. Intended as a scalable and flexible subsystem of forthcoming media-processing systems-on-a-chip, Eclipse combines application configuration flexibility with the efficiency of function-specific hardware, or coprocessors. To facilitate reuse, Eclipse separates coprocessor functionality from generic support that addresses multi-tasking, inter-

9	Case studies in embedded systems: A fast parallel reed-solomon decoder on	ı а
	reconfigurable architecture	

Arezou Koohi, Nader Bagherzadeh, Chengzi Pan

October 2003 Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Full text available: pdf(292.18 KB) Additional Information: full citation, abstract, references, index terms

This paper presents a software implementation of a very fast parallel Reed-Solomon decoder on the second generation of MorphoSys reconfigurable computation platform, which is targeting on streamed applications such as multimedia and DSP. Numerous modifications of the first-generation of the architecture have made a scalable computation and communication intensive architecture capable of extracting parallelisms of fine grain in instruction level. Many algorithms and the whole Digital Video Broadc ...

**Keywords**: Berlekamp algorithm, Chein search, Reed-Solomon codes, SIMD processor, reconfigurable architecture

# 10 <u>Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor</u>

John Oliver, Ravishankar Rao, Paul Sultana, Jedidiah Crandall, Erik Czernikowski, Leslie W. Jones IV, Diana Franklin, Venkatesh Akella, Frederic T. Chong

March 2004 ACM SIGARCH Computer Architecture News , Proceedings of the 31st annual international symposium on Computer architecture - Volume 00, Volume 32 Issue 2

Full text available: pdf(286.10 KB) Additional Information: full citation, abstract

We present Synchroscalar, a tile-based architecture forembedded processing that is designed to provide the flexibility DSPs while approaching the power efficiency of ASICs. We achieve this goal by providing high parallelismand voltage scaling while minimizing control and communication costs. Specifically, Synchroscalar uses columns of processor tiles organized into statically-assigned frequency-voltage domains to minimize power consumption. Furthermore, while columns use SIMD control to minimize ove ...

### 11 Interactive three-dimensional holographic displays: seeing the future in depth Mark Lucente

May 1997 ACM SIGGRAPH Computer Graphics, Volume 31 Issue 2

Full text available: 📆 pdf(545.74 KB) Additional Information: full citation, abstract, citings, index terms

Computer graphics is confined chiefly to flat images. Images may look three-dimensional (3D), and sometimes create the illusion of 3D when displayed, for example, on a stereoscopic display [16, 13, 12]. Nevertheless, when viewing an image on most display systems, the human visual system (HVS) sees a flat plane of pixels. Volumetric displays can create a 3D computer graphics image, but fail to provide many visual depth cues (e.g. shading texture gradients) and cannot provide the powerful depth cu ...

# 12 A generic approach for interfacing VRML browsers to various input devices and creating customizable 3D applications

Frank Althoff, Herbert Stocker, Gregor McGlaun, Manfred K. Lang

February 2002 Proceeding of the seventh international conference on 3D Web technology

Full text available: pdf(266.82 KB)

Additional Information: full citation, abstract, references, citings, index terms

In this work we present a generic architecture for interfacing various input devices to VRML browsers. Concentrating on the aspect of navigation, our system supports the full range of potential input devices from conventional haptic devices like keyboard and mouse over special Virtual-Reality devices like spacemouse and joystick to, as a special feature, semantically higher level input like speech and gesture recognition. The communication between the individual components of the system is based ...

an P.	etwork processors: a perspective on market requirements, processor architectures and embedded S/W tools Paulin, F. Karim, P. Bromley arch 2001 Proceedings of the conference on Design, automation and test in Europe
Fu	Il text available: pdf(269.19 KB) Additional Information: full citation, references, citings, index terms
<u>ha</u>	omputation techniques for FPGAs: An FPGA-based VLIW processor with custom indivare execution
Fel	ex K. Jones, Raymond Hoare, Dara Kusic, Joshua Fazekas, John Foster bruary 2005 Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
Fu	Il text available: pdf(220.52 KB) Additional Information: full citation, abstract, references, index terms
	The capability and heterogeneity of new FPGA (Field Programmable Gate Array) devices continues to increase with each new line of devices. Efficiently programming these devices is increasing in difficulty. However, FPGAs continue to be utilized for algorithms traditionally targeted to embedded DSP microprocessors such as signal and image processing applications. This paper presents an architecture that combines VLIW (Very Large Instruction Word) processing with the capability to introduce applicat
	Keywords: NIOS, VLIW, compiler, kernels, parallelism, synthesis
Resul	ts 1 - 14 of 14
	The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc. <u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>
	Useful downloads: Adobe Acrobat QuickTime Windows Media Player  Real Player

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: © The ACM Digital Library C The Guide

**US Patent & Trademark Office** 

+vector +key +"look up table" +VLIW blend merge overlay

SEARCH

Feedback Report a problem Satisfaction survey

Terms used vector key look up table VLIW blend merge overlay

Found 9 of 154,226

Relevance scale

Sort results by

relevance Ϋ́

Save results to a Binder Search Tips

Try an Advanced Search Try this search in The ACM Guide

Display results

expanded form

Open results in a new window

Results 1 - 9 of 9

<sup>1</sup> A code-motion pruning technique for global scheduling

Luiz C. V. Dos Santos, M. J. M. Heijligers, C. A. J. Van Eijk, J. Van Eijnhoven, J. A. G. Jess January 2000 ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 5 Issue 1

Full text available: pdf(293.27 KB) Additional Information: full citation, abstract, references, citings, index terms

In the high-level synthesis of ASICs or in the code generation for ASIPs, the presence of conditionals in the behavioral description represents an obstacle to exploit parallelism. Most existing methods use greedy choices in such a way that the search space is limited by the applied heuristics. For example, they might miss opportunities to optimize across basic block boundaries when treating conditional execution. We propose a constructive method which allows generalized code motions. Schedu ...

Keywords: code generation, code motion, global scheduling, high-level synthesis, speculative execution

Configuration cloning: exploiting regularity in dynamic DSP architectures

S. R. Park, W. Burleson

February 1999 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays

Full text available: pdf(1,72 MB)

Additional Information: full citation, references, citings, index terms

3 Computation techniques for FPGAs: An FPGA-based VLIW processor with custom hardware execution

Alex K. Jones, Raymond Hoare, Dara Kusic, Joshua Fazekas, John Foster February 2005 Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays

Full text available: pdf(220.52 KB) Additional Information: full citation, abstract, references, index terms

The capability and heterogeneity of new FPGA (Field Programmable Gate Array) devices continues to increase with each new line of devices. Efficiently programming these devices is increasing in difficulty. However, FPGAs continue to be utilized for algorithms traditionally targeted to embedded DSP microprocessors such as signal and image processing applications. This paper presents an architecture that combines VLIW (Very Large Instruction Word) processing with the capability to introduce applicat ...

**Keywords**: NIOS, VLIW, compiler, kernels, parallelism, synthesis

PipeRench: a co/processor for streaming multimedia acceleration Seth Copen Goldstein, Herman Schmit, Matthew Moe, Mihai Budiu, Srihari Cadambi, R. Reed Taylor, Ronald Laufer

### May 1999 ACM SIGARCH Computer Architecture News, Proceedings of the 26th annual international symposium on Computer architecture, Volume 27 Issue 2

Full text available: pdf(202.69 KB)

pdf(202.69 KB)
Publisher Site

Additional Information: full citation, abstract, references, citings, index terms

Future computing workloads will emphasize an architecture's ability to perform relatively simple calculations on massive quantities of mixed-width data. This paper describes a novel reconfigurable fabric architecture, PipeRench, optimized to accelerate these types of computations. PipeRench enables fast, robust compilers, supports forward compatibility, and virtualizes configurations, thus removing the fixed size constraint present in other fabrics. For the first time we explore how the bit-widt ...

# <sup>5</sup> Case studies in embedded systems: A fast parallel reed-solomon decoder on a reconfigurable architecture

Arezou Koohi, Nader Bagherzadeh, Chengzi Pan

October 2003 Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Full text available: pdf(292.18 KB) Additional Information: full citation, abstract, references, index terms

This paper presents a software implementation of a very fast parallel Reed-Solomon decoder on the second generation of MorphoSys reconfigurable computation platform, which is targeting on streamed applications such as multimedia and DSP. Numerous modifications of the first-generation of the architecture have made a scalable computation and communication intensive architecture capable of extracting parallelisms of fine grain in instruction level. Many algorithms and the whole Digital Video Broadc ...

**Keywords**: Berlekamp algorithm, Chein search, Reed-Solomon codes, SIMD processor, reconfigurable architecture

### <sup>6</sup> Quadratic Bezier triangles as drawing primitives

J. Bruiins

August 1998 Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware

Full text available: 🔂 pdf(1.28 MB) Additional Information: full citation, references, citings, index terms

**Keywords**: 3D graphics rendering, graphics pipeline

# 7 Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor

John Oliver, Ravishankar Rao, Paul Sultana, Jedidiah Crandall, Erik Czernikowski, Leslie W. Jones IV, Diana Franklin, Venkatesh Akella, Frederic T. Chong

March 2004 ACM SIGARCH Computer Architecture News, Proceedings of the 31st annual international symposium on Computer architecture - Volume 00, Volume 32 Issue 2

Full text available: pdf(286.10 KB) Additional Information: full citation, abstract

We present Synchroscalar, a tile-based architecture forembedded processing that is designed to provide the flexibility DSPs while approaching the power efficiency of ASICs. We achieve this goal by providing high parallelismand voltage scaling while minimizing control and communication costs. Specifically, Synchroscalar uses columns of processor tiles organized into statically-assigned frequency-voltage domains to minimize power consumption. Furthermore, while columns use SIMD control to minimize ove ...

### 8 Network processors: a perspective on market requirements, processor architectures and embedded S/W tools

P. Paulin, F. Karim, P. Bromley

March 2001 Proceedings of the conference on Design, automation and test in Europe

Full text available: pdf(269.19 KB) Additional Information: full citation, references, citings, index terms

<sup>9</sup> A high-performance microarchitecture with hardware-programmable functional units Rahul Razdan, Michael D. Smith

#### November 1994 Proceedings of the 27th annual international symposium on Microarchitecture

Full text available: pdf(1.14 MB)

Additional Information: full citation, abstract, references, citings, index terms

This paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Through a coupling of compile-time analysis routines and hardware synthesis tools, we automatically configure a given set of the hardware-programmable functional units (PFUs) and thus augment the base instruction set architecture so that it better meets the instruction set needs of each application. We refer to this new ...

Keywords: automatic instruction set design, compile-time optimization, general-purpose microarchitectures, logic synthesis, programmable logic

Results 1 - 9 of 9

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player



#### Welcome United States Patent and Trademark Office

SEARCH

Search Results **BROWSE** 

IEEE XPLORE GUIDE

Results for "(((vector <and> key <and> 'look up table') <and> (blend <or> merge <or> overlay))<in>metadata)" ⊠e-mail Your search matched 0 of 1152881 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

#### » View Session History

IEEE STD IEEE Standard

### » New Search

Modify Search » Key ((((vector <and> key <and> 'look up table') <and> (blend <or> merge <or> overlay) IEEE Journal or IEEE JNL Magazine Check to search only within this results set IEE Journal or IEE JNL Display Format: Citation Citation & Abstract Magazine IEEE Conference Proceeding IEEE CNF IEE CNF IEE Conference Proceeding No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

Indexed by # Inspec Contact Us Privac

© Copyright 2005 IE



#### Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "(((vector <and> key <and> mpeg) <and> (blend <or> merge <or> overlay))<in>metadata)"  Your search matched 0 of 1152881 documents.</in></or></or></and></and></and>	<b>⊠</b> e-mail
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.	
View Session History	

» New Search	`	
		Modify Search
» Key		(((vector <and> key <and> mpeg) <and> (blend <or> merge <or> overlay))<in>me</in></or></or></and></and></and>
IEEE JNL	IEEE Journal or Magazine	Check to search only within this results set
IEE JNL	IEE Journal or Magazine	Display Format:
IEEE CNF	IEEE Conference Proceeding	
IEE CNF	IEE Conference Proceeding	
IEEE STD	IEEE Standard	No results were found.
		Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

© Copyright 2005 IE



Help Contact Us Privac



#### Welcome United States Patent and Trademark Office

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

Search Results

**BROWSE** 

SEARCH

IEEE XPLORE GUIDE

Your search	matched 0 of 1152881 docu		<b>⊠</b> e-mail
» <u>View Session</u>	n History		
» New Search			
» Key		Modify Search  (((vector <and> viiw) <and> (blend <or> merge <or> overlay))<in>meta  &gt;&gt;&gt;</in></or></or></and></and>	
IEEE JNL	IEEE Journal or Magazine	Check to search only within this results set	*
IEE JNL	IEE Journal or Magazine	Display Format: © Citation C Citation & Abstract	
IEEE CNF	IEEE Conference Proceeding		
IEE CNF	IEE Conference Proceeding		

No results were found.

Indexed by

IEEE STD IEEE Standard

Help Contact Us Privac

© Copyright 2005 IE